Using standard asic back-end for qdi asynchronous circuits: dealing with isochronic fork constraint

  • Authors:
  • Mehrdad Najibi;Kamran Saleh;Hossein Pedram

  • Affiliations:
  • Amirkabir University of Technology, Tehran, Iran;Amirkabir University of Technology, Tehran, Iran;Amirkabir University of Technology, Tehran, Iran

  • Venue:
  • Proceedings of the 17th ACM Great Lakes symposium on VLSI
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

Asynchronous circuits already have shown their benefits. The main drawback is the lack of powerful CAD and layout generation tools limiting the widespread use of the asynchronous methodology. QDI asynchronous circuits are known as a powerful category of asynchronous circuits targeting performance and power driven design. In this paper we addressed standard cell implementation of the template based QDI circuits utilizing standard layout generation tools. This is achieved by analyzing and removing outer cell isochronic fork constraint which is the main timing constraints limiting the standard layout generation. The isochronic fork free final netlist has 10--20% area overhead in average which is the cost of facilitating the use of standard CAD tools.