Precise identification of the worst-case voltage drop conditions in power grid verification

Authors:
Nestoras Evmorfopoulos;Dimitris Karampatzakis;Georgios Stamoulis
Affiliations:
University of Thessaly, Volos, Greece;University of Thessaly, Volos, Greece;University of Thessaly, Volos, Greece
Venue:
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Year:
2006

Citing 10
Cited 1

Practical methods of optimization; (2nd ed.)

Practical methods of optimization; (2nd ed.)
Statistical estimation of the cumulative distribution function for power dissipation in VLSI cirucits

DAC '97 Proceedings of the 34th annual Design Automation Conference
Design and analysis of power distribution networks in PowerPC microprocessors

DAC '98 Proceedings of the 35th annual Design Automation Conference
Full-chip verification methods for DSM power distribution systems

DAC '98 Proceedings of the 35th annual Design Automation Conference
On Finding the Maxima of a Set of Vectors

Journal of the ACM (JACM)
A static pattern-independent technique for power grid voltage integrity verification

Proceedings of the 40th annual Design Automation Conference
Early-stage power grid analysis for uncertain working modes

Proceedings of the 2004 international symposium on Physical design
Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Monte Carlo approach for maximum power estimation based on extreme value theory

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Identifying worst-case voltage drop conditions in every module supplied by the power grid is a crucial problem in modern IC design. In this paper we develop a novel methodology for power grid verification which is based on accurately constructing the space of current variations of the supplied modules and locating its precise points that yield the worst-case voltage drop conditions. The construction of the current space is performed via plain simulation and statistical extrapolation using results from extreme value theory. The method overcomes limitations of past methods which either relied on loosely bounding the worst-case voltage drop, or abstracted the current space in a vague and incomplete set of bound-type constraints. Experimental results verify the potential of the proposed method to identify worst-case conditions and demonstrate the pessimism inherent in previous bound-type approaches.