On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture

Authors:
Jun Ho Bahn;Seung Eun Lee;Nader Bagherzadeh
Affiliations:
University of California, Irvine - Irvine, CA;University of California, Irvine - Irvine, CA;University of California, Irvine - Irvine, CA
Venue:
ITNG '07 Proceedings of the International Conference on Information Technology
Year:
2007

Citing 0
Cited 8

A high level power model for Network-on-Chip (NoC) router

Computers and Electrical Engineering
A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect

Fundamenta Informaticae - Application of Concurrency to System Design
Parallel processing for block ciphers on a fault tolerant networked processor array

International Journal of High Performance Systems Architecture
Area and power-efficient innovative congestion-aware Network-on-Chip architecture

Journal of Systems Architecture: the EUROMICRO Journal
High-throughput differentiated service provision router architecture for wireless network-on-chip

International Journal of High Performance Systems Architecture
A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect

Fundamenta Informaticae - Application of Concurrency to System Design
A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms

Microprocessors & Microsystems
Scalable load balancing congestion-aware Network-on-Chip router architecture

Journal of Computer and System Sciences

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present several enhanced network techniques which are appropriate for VLSI implementation and have reduced complexity, high throughput, and simple routing algorithm even if basic network problems such as deadlock and livelock, are considered. We develop a new packet definition to support different requirements in an MIMD message passing architecture and also verify its efficiency by comparing simulation results with various routing algorithms. Major contributions of this paper are the design of Network-on-Chip (NoC) architecture adopting a minimal adaptive routing algorithm with competitive performance and feasible design complexity, thus satisfying all the stated design goals. The proposed adaptive routing algorithm and NoC architecture offer nearly optimal performance. This can be shown by comparing with the nearoptimal worst-case throughput routing algorithm for 2Dmesh networks. By providing a uniform way of constructing such network architecture, its scalability can be easily accomplished. Moreover, this network architecture can be applied to different SoC developments.