Flexible Controller Design and Its Application for Concurrent Execution of Buffer Centric Dataflows

Authors:
Junhee Mun;Shung Han Cho;Sangjin Hong
Affiliations:
Mobile Systems Design Laboratory, Department of Electrical and Computer Engineering, Stony Brook University-SUNY, Stony Brook, USA 11794-2350;Mobile Systems Design Laboratory, Department of Electrical and Computer Engineering, Stony Brook University-SUNY, Stony Brook, USA 11794-2350;Mobile Systems Design Laboratory, Department of Electrical and Computer Engineering, Stony Brook University-SUNY, Stony Brook, USA 11794-2350
Venue:
Journal of VLSI Signal Processing Systems
Year:
2007

Citing 7
Cited 1

Reconfigurable Computing for Digital Signal Processing: A Survey

Journal of VLSI Signal Processing Systems
Grape-II: A System-Level Prototyping Environment for DSP Applications

Computer
Fast Prototyping of Datapath-Intensive Architectures

IEEE Design & Test
Efficient hardware controller synthesis for synchronous dataflow graph in system level design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Code Generation of Data Dominated DSP Applications for FPGA Targets

RSP '98 Proceedings of the Ninth IEEE International Workshop on Rapid System Prototyping
A design methodology for low-power heterogeneous reconfigurable digital signal processors

A design methodology for low-power heterogeneous reconfigurable digital signal processors
Simplifying physical realization of Gaussian particle filters with block-level pipeline control

EURASIP Journal on Applied Signal Processing

Energy-aware interconnect resource reduction through buffer access manipulation for data-centric applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a flexible controller structure for concurrent processing of memory centric coarse grain data flows. We propose a design flow based on block level pipelining where concurrency among processing blocks is fully maintained. The controller is dynamically reconfigurable to support dynamic data-flow structure changes by localizing control signals. The proposed control design method isolates controllers and processing logics such that system integration is simplified while controllers are locally configured from orthogonal global information. The controller also supports interfacing with external processors for asynchronous processing. The controller for heterogeneous processing blocks is synthesized and verified using Verilog and SystemC on FPGA. We present an example demonstrating the effectiveness of the controllers where dynamic reconfiguration of the execution is feasible.