Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding

Authors:
Hazem Moussa;Olivier Muller;Amer Baghdadi;Michel Jézéquel
Affiliations:
ENST Bretagne, Technopôle Brest Iroise, Brest, France;ENST Bretagne, Technopôle Brest Iroise, Brest, France;ENST Bretagne, Technopôle Brest Iroise, Brest, France;ENST Bretagne, Technopôle Brest Iroise, Brest, France
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2007

Citing 4
Cited 5

Implementation of a UMTS Turbo-Decoder on a Dynamically Reconfigurable Platform

Proceedings of the conference on Design, automation and test in Europe - Volume 2
A Scalable System Architecture for High-Throughput Turbo-Decoders

Journal of VLSI Signal Processing Systems
ASIP-based multiprocessor SoC design for simple and double binary turbo decoding

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Good error-correcting codes based on very sparse matrices

IEEE Transactions on Information Theory

Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder

Proceedings of the 45th annual Design Automation Conference
High-throughput flexible constraint length Viterbi decoders on de Bruijn, shuffle-exchange and butterfly connected architectures

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
Turbo NOC: a framework for the design of network-on-chip-based turbo decoder architectures

IEEE Transactions on Circuits and Systems Part I: Regular Papers
From parallelism levels to a multi-ASIP architecture for turbo decoding

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and implementation of an on-chip permutation network for multiprocessor system-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Several research activities have recently emerged aiming to propose multiprocessor implementations in order to achieve flexible and high throughput parallel iterative decoding. Besides application algorithm optimizations and application-specific instruction-set processor design, the on-chip communication network constitutes a major issue in this application domain. In this paper, we propose to use multistage interconnection networks as on-chip communication networks for parallel turbo decoding. Adapted Benes and Butterfly networks are proposed with detailed hardware implementation of network interfaces, routers, and topologies. In addition, appropriate packet format and routing for interleaved/deinterleaved extrinsic information exchanges are proposed. The flexibility of these on-chip communication networks enables their use for all turbo code standards and constitutes a promising feature for their reuse for any similar interleaved/deinterleaved iterative communication profile.