Design of a Self-Checking Microprogram Control
IEEE Transactions on Computers
Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes
IEEE Transactions on Computers
Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines
IEEE Transactions on Computers
A Totally Self-Checking Checker Design for the Detection of Errors in Periodic Signals
IEEE Transactions on Computers
Efficient Design of Self-Checking Checker for any m-Out-of-n Code
IEEE Transactions on Computers
Strongly Fault Secure Logic Networks
IEEE Transactions on Computers
On Totally Self-Checking Checkers for Separable Codes
IEEE Transactions on Computers
AIEE-IRE '51 Papers and discussions presented at the Dec. 10-12, 1951, joint AIEE-IRE computer conference: Review of electronic digital computers
The design of self-checking multi-output combinational circuits
AFIPS '77 Proceedings of the June 13-16, 1977, national computer conference
Design of serviceability features for the IBM system/360
IBM Journal of Research and Development
A note on strongly fault-secure sequential circuits
IEEE Transactions on Computers
On error indication for totally self-checking systems
IEEE Transactions on Computers
RSYN: a system for automated synthesis of reliable multilevel circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 14.99 |
A totally self-checking digital system uses error detecting codes at subsystem interfaces to detect faults before they can lead to harmful undetected errors. This paper develops a formal model for studying totally self-checking systems.