On error indication for totally self-checking systems

Authors:
T. Nanya;T. Kawamura
Affiliations:
Tokyo Institute of Technology, Tokyo, Japan;Tokyo Institute of Technology, Tokyo, Japan
Venue:
IEEE Transactions on Computers
Year:
1987

Citing 6
Cited 4

A Totally Self-Checking Error Indicator

IEEE Transactions on Computers
Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes

IEEE Transactions on Computers
Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines

IEEE Transactions on Computers
A Totally Self-Checking Checker Design for the Detection of Errors in Periodic Signals

IEEE Transactions on Computers
Strongly Fault Secure Logic Networks

IEEE Transactions on Computers
A Theory of Totally Self-Checking System Design

IEEE Transactions on Computers

Fail-Safe Interfaces for VLSI: Theoretical Foundations and Implementation

IEEE Transactions on Computers
On-Chip Clock Faults' Detector

Journal of Electronic Testing: Theory and Applications
Test Research in Japan

IEEE Design & Test
On-Line Testing Scheme for Clock's Faults

ITC '97 Proceedings of the 1997 IEEE International Test Conference

Quantified Score

Hi-index	14.98

Visualization

Abstract

Different ways of defining a totally self-checking system are discussed. Based on the discussion, a self-testing error indicator is defined and shown to provide a useful means to ensure concurrent error detection for fault-tolerant systems. A simple design for the self-testing error indicator is presented.