On-Chip Clock Faults' Detector

Authors:
C. Metra;M. Favalli;S. Di Francescantonio;B. Riccò
Affiliations:
DEIS—University of Bologna, Viale Risorgimento 2, 40136 Bologna, Italy. cmetra@deis.unibo.it;DI—University of Ferrara, Viale Saragat 1, 44100 Ferrara, Italy. mfavalli@deis.unibo.it;DEIS—University of Bologna, Viale Risorgimento 2, 40136 Bologna, Italy. sdifrancescantonio@deis.unibo.it;DEIS—University of Bologna, Viale Risorgimento 2, 40136 Bologna, Italy. bricco@deis.unibo.it
Venue:
Journal of Electronic Testing: Theory and Applications
Year:
2002

Citing 18
Cited 2

A Totally Self-Checking Error Indicator

IEEE Transactions on Computers
On error indication for totally self-checking systems

IEEE Transactions on Computers
Strongly Code Disjoint Checkers

IEEE Transactions on Computers
A methodology for testability enhancement at layout level

Journal of Electronic Testing: Theory and Applications
A General Technique for Designing Totally Self-Checking Checker for 1-out-of-N Code with Minimum Gate Delay

IEEE Transactions on Computers
Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor

Digital Technical Journal - Special 10th anniversary issue
Sizing of clock distribution networks for high performance CPU chips

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Design of system-on-a-chip test access architectures under place-and-route and power constraints

Proceedings of the 37th Annual Design Automation Conference
Testing Embedded-Core-Based System Chips

Computer
Introducing Core-Based System Design

IEEE Design & Test
Design and Test of Large Embedded Memories: An Overview

IEEE Design & Test
Evaluation of Clock Distribution Networks' Most Likely Faults and Produced Effects

DFT '01 Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
On-Line Testing Scheme for Clock's Faults

Proceedings of the IEEE International Test Conference
Bridging Defects Resistance Measurements in a CMOS Process

Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design
Compact and Highly Testable Error Indicator for Self-Checking Circuits

DFT '96 Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems
An asynchronous totally self-checking two-rail code error indicator

VTS '96 Proceedings of the 14th IEEE VLSI Test Symposium
Highly testable and compact single output comparator

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
Design of System-on-a-Chip Test Access Architectures using Integer Linear Programming

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium

Implications of Clock Distribution Faults and Issues with Screening Them during Manufacturing Testing

IEEE Transactions on Computers
Low Cost and High Speed Embedded Two-Rail Code Checker

IEEE Transactions on Computers

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper proposes an on-chip detector for the on-line testing of faults affecting clock signals and making them change with incorrect duty-cycle. Our scheme is particularly suitable to be integrated within Systems-On-a-Chip (SOCs), in order to avoid their possible incorrect operation because of faults affecting clock signals, thus solving their extreme criticality in clock faults' testing. In particular, our detector is suitable to be applied to clock signals within each SOC digital core, to the clock signals at the interface between the diverse cores, as well as to those driving the DFT and BIST structures used to perform the SOC test. Our scheme features self-checking ability with respect to its possible internal faults belonging to a realistic set including stuck-ats, transistor stuck-ons, stuck-opens and resistive bridgings.