Design of system-on-a-chip test access architectures under place-and-route and power constraints

Authors:
Krishnendu Chakrabarty
Affiliations:
Department of Electrical & Computer Engineering, Duke University, Durham, NC
Venue:
Proceedings of the 37th Annual Design Automation Conference
Year:
2000

Citing 10
Cited 33

Test set compaction algorithms for combinational circuits

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Test scheduling for core-based systems

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
A Low-Overhead Design for Testability and Test Generation Technique for Core-Based Systems

Proceedings of the IEEE International Test Conference
Scan chain design for test time reduction in core-based ICs

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A structured test re-use methodology for core-based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A novel test methodology for core-based system LSIs and a testing time minimization problem

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Testing embedded-core based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A structured and scalable mechanism for test access to embedded reusable cores

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Design of System-on-a-Chip Test Access Architectures using Integer Linear Programming

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
Towards a Standard for Embedded Core Test: An Example

ITC '99 Proceedings of the 1999 IEEE International Test Conference

System chip test: how will it impact your design?

Proceedings of the 37th Annual Design Automation Conference
Optimal test access architectures for system-on-a-chip

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Test Bus Sizing for System-on-a-Chip

IEEE Transactions on Computers
The design and optimization of SOC test solutions

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

Journal of Electronic Testing: Theory and Applications
An Integrated Framework for the Design and Optimization of SOC Test Solutions

Journal of Electronic Testing: Theory and Applications
On Concurrent Test of Core-Based SOC Design

Journal of Electronic Testing: Theory and Applications
A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm

Journal of Electronic Testing: Theory and Applications
CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing

Journal of Electronic Testing: Theory and Applications
An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch

Journal of Electronic Testing: Theory and Applications
Design for Consecutive Testability of System-on-a-Chip with Built-In Self Testable Cores

Journal of Electronic Testing: Theory and Applications
On-Chip Clock Faults' Detector

Journal of Electronic Testing: Theory and Applications
Constraint Driven Pin Mapping for Concurrent SOC Testing

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
On Using IEEE P1500 SECT for Test Plug-n-Play

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Power Conscious Test Synthesis and Scheduling for BIST RTL Data Paths

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

ITC '01 Proceedings of the 2001 IEEE International Test Conference
TACKLING TEST TRADE-OFFS FOR BIST RTL DATA PATHS: BIST AREA OVERHEAD, TEST APPLICATION TIME AND POWER DISSIPATION

ITC '01 Proceedings of the 2001 IEEE International Test Conference
A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

Journal of Electronic Testing: Theory and Applications
Power-Conscious Test Synthesis and Scheduling

IEEE Design & Test
SOC test architecture design for efficient utilization of test bandwidth

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Design of reconfigurable access wrappers for embedded core based SoC test

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
A Graph-Based Approach to Power-Constrained SOC Test Scheduling

Journal of Electronic Testing: Theory and Applications
Greedy Tree Growing Heuristics on Block-Test Scheduling Under Power Constraints

Journal of Electronic Testing: Theory and Applications
Testability Trade-Offs for BIST Data Paths

Journal of Electronic Testing: Theory and Applications
A Note on System-on-Chip Test Scheduling Formulation

Journal of Electronic Testing: Theory and Applications
Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Layout-Driven SOC Test Architecture Design for Test Time and Wire Length Minimization

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Rapid Generation of Thermal-Safe Test Schedules

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Power-Aware Test Pattern Generation for Improved Concurrency at the Core Level

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving

Journal of Electronic Testing: Theory and Applications
Low-power multi-core ATPG to target concurrency

Integration, the VLSI Journal
Test-access mechanism optimization for core-based three-dimensional SOCs

Microelectronics Journal
Multi-temperature testing for core-based system-on-chip

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.01

Visualization

Abstract

Test access is a difficult problem encountered in the testing of core-based system-on-a-chip (SOC) designs. Since embedded cores in an SOC are not directly accessible via chip inputs and outputs, special access mechanisms are required to test them at the system level. We propose test access architectures based on integer linear programming (ILP) that incorporate place-and-route constraints arising from the functional interconnections between cores, as well as system-level constraints on power consumption. As a case study, we apply the ILP models to two representative SOCs, and solve them using a public-domain ILP software package.