Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching

Authors:
Bogdan F. Romanescu;Michael E. Bauer;Sule Ozev;Daniel J. Sorin
Affiliations:
Duke University, Durham, NC, USA;Duke University, Durham, NC, USA;Duke University, Durham, NC, USA;Duke University, Durham, NC, USA
Venue:
Proceedings of the 5th conference on Computing frontiers
Year:
2008

Citing 18
Cited 6

Prefetching using Markov predictors

Proceedings of the 24th annual international symposium on Computer architecture
Load latency tolerance in dynamically scheduled processors

MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Focusing processor policies via critical-path prediction

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Dead-block prediction & dead-block correlating prefetchers

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Select-free instruction scheduling logic

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
Automatically characterizing large scale program behavior

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
The Alpha 21264 Microprocessor

IEEE Micro
Design for Variability in DSM Technologies

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Wire Delay is Not a Problem for SMT (In the Near Future)

Proceedings of the 31st annual international symposium on Computer architecture
Niagara: A 32-Way Multithreaded Sparc Processor

IEEE Micro
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

IEEE Micro
Yield-Aware Cache Architectures

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Mitigating the Impact of Process Variations on Processor Register Files and Execution Units

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
ReCycle:: pipeline adaptation to tolerate process variation

Proceedings of the 34th annual international symposium on Computer architecture
Microarchitectures for Managing Chip Revenues under Process Variations

IEEE Computer Architecture Letters

Evaluating the effects of cache redundancy on profit

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Selective wordline voltage boosting for caches to manage yield under process variations

Proceedings of the 46th Annual Design Automation Conference
Instruction scheduling for VLIW processors under variation scenario

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
Exploring the effects of on-chip thermal variation on high-performance multicore architectures

ACM Transactions on Architecture and Code Optimization (TACO)
Exploiting narrow-width values for process variation-tolerant 3-D microprocessors

Proceedings of the 49th Annual Design Automation Conference
Fine-grain voltage tuned cache architecture for yield management under process variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We develop architectural techniques for mitigating the impact of process variability. Our techniques hide the performance effects of slow components-including registers, functional units, and L1I and L1D cache frames-without slowing the clock frequency or pessimistically assuming that all components are slow. Using ideas previously developed for other purposes-criticality-based allocation of resources, prefetching, and prefetch buffering-we allow design engineers to aggressively set the clock frequency without worrying about the subset of components that cannot meet this frequency. Our techniques outperform speed binning, because clock frequency benefits outweigh slight losses in IPC.