Combining system scenarios and configurable memories to tolerate unpredictability

Authors:
Concepción Sanz;Manuel Prieto;José Ignacio Gómez;Antonis Papanikolaou;Miguel Miranda;Francky Catthoor
Affiliations:
Universidad Complutense, Madrid, Spain;Universidad Complutense, Madrid, Spain;Universidad Complutense, Madrid, Spain;Inter-University Microelectronics Center, Leuven, Belgium;Inter-University Microelectronics Center, Leuven, Belgium;Inter-University Microelectronics Center, Leuven, Belgium
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2008

Citing 6
Cited 3

Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints

Proceedings of the conference on Design, automation and test in Europe
Design and reliability challenges in nanometer technologies

Proceedings of the 41st annual Design Automation Conference
Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
System-Level SRAM Yield Enhancement

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

System-level process variability compensation on memory organizations: on the scalability of multi-mode memories

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Statistical approach in a system level methodology to deal with process variation

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
System-level memory management based on statistical variability compensation for frame-based applications

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on ESTIMedia'10

Quantified Score

Hi-index	0.00

Visualization

Abstract

Process variability and the dynamism of new applications increase the uncertainty of embedded systems and force designers to use pessimistic assumptions, which have a tremendous impact on both the performance and energy consumption of their memory organizations. In this article we introduce an experimental framework which tries to mitigate the effects of both sources of unpredictability. At compile time, an extensive profiling helps us to detect system scenarios and bounds application dynamism. At the organization level, we incorporate a heterogeneous memory architecture composed by several configurable memories. A calibration process and a runtime control system adapt the platform to the current application needs. Our approach manages to reduce significantly the energy overhead associated to both variability and application dynamism (up to 60%, according to our simulations) without compromising the timing constraints existing in our target domain of dynamic periodic multimedia applications.