The Challenge of Hardware-Software Co-verification

Authors:
Panagiotis Manolios
Affiliations:
College of Computing, Georgia Institute of Technology, Atlanta, GA 30318
Venue:
Verified Software: Theories, Tools, Experiments
Year:
2005

Citing 19
Cited 0

Characterizing finite Kripke structures in propositional temporal logic

Theoretical Computer Science - International Joint Conference on Theory and Practice of Software Development, P
Integrating decision procedures into heuristic theorem provers: a case study of linear arithmetic

Machine intelligence 11
System verification

Journal of Automated Reasoning
Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction

Proceedings of the 37th Annual Design Automation Conference
High-speed, analyzable simulators

Computer-Aided reasoning
RTL verification: a floating-point multiplier

Computer-Aided reasoning
Communication and Concurrency

Communication and Concurrency
Computer-Aided Reasoning: An Approach

Computer-Aided Reasoning: An Approach
The verifying compiler: A grand challenge for computing research

Journal of the ACM (JACM)
Correctness of Pipelined Machines

FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design
Modeling and Verification of Out-of-Order Microprocessors in UCLID

FMCAD '02 Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design
A Simple Characterization of Stuttering Bisimulation

Proceedings of the 17th Conference on Foundations of Software Technology and Theoretical Computer Science
Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions

CAV '02 Proceedings of the 14th International Conference on Computer Aided Verification
Automatic verification of Pipelined Microprocessor Control

CAV '94 Proceedings of the 6th International Conference on Computer Aided Verification
Automatic Verification of Safety and Liveness for XScale-Like Processor Models Using WEB Refinements

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Refinement Maps for Efficient Verification of Processor Models

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Verification of executable pipelined machines with bit-level interfaces

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A complete compositional reasoning framework for the efficient verification of pipelined machines

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A computationally ef~cient method based on commitment re~nement maps for verifying pipelined machines.

MEMOCODE '05 Proceedings of the 2nd ACM/IEEE International Conference on Formal Methods and Models for Co-Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Building verified computing systems such as a verified compiler or operating system will require both software and hardware verification. How can we decompose such verification efforts into mostly separate tasks, one involving hardware and the other software? What theorems should we prove? What specification languages should we use? What tools should we build? To what extent can the process be automated? We address these issues, using as a running example our recent and on-going work on refinement-based pipelined machine verification.