Improving functional density using run-time circuit reconfiguration
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series
FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Proceedings of the 39th annual Design Automation Conference
An adaptive low-power transmission scheme for on-chip networks
Proceedings of the 15th international symposium on System Synthesis
High-Level Partitioning of Digital Systems Based on Dynamically Reconfigurable Devices
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Adapative Error Protection for Energy Efficiency
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
T-Engine: Japan's Ubiquitous Computing Architecture Is Ready for Prime Time
IEEE Pervasive Computing
Introduction to the cell multiprocessor
IBM Journal of Research and Development - POWER5 and packaging
A self-reconfigurable FPGA-based platform for prototyping future pervasive systems
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
A self-adaptive hardware/software system architecture for ubiquitous computing applications
UIC'10 Proceedings of the 7th international conference on Ubiquitous intelligence and computing
| Hi-index | 0.00 |
This paper presents a framework for building and modeling a new-generation self-adaptive systems. The first part of the paper proposes an architecture of a self-adaptive networked entity that forms the basic element of the approach. The second part describes a modeling environment based on Matlab / Simulink and one possible implementation of the self-adaptive networked entity. A physical realization of the proposed system is demonstrated on the computation of a simple FIR filter in several FPGAs acting as hardware in the loop in Matlab / Simulink.