Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series

Authors:
Ian Robertson;James Irvine;Patrick Lysaght;David Robinson
Affiliations:
University of Strathclyde, Glasgow, United Kingdom;University of Strathclyde, Glasgow, United Kingdom;University of Strathclyde, Glasgow, United Kingdom;Institute for System Level Integration, The Alba Centre, Kirkton Campus, Livingston, Scotland
Venue:
FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Year:
2002

Citing 9
Cited 5

Hardware-software co-design of embedded reconfigurable architectures

Proceedings of the 37th Annual Design Automation Conference
The Garp Architecture and C Compiler

Computer
JRoute: A Run-Time Routing API for FPGA Hardware

IPDPS '00 Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing
Pebble: A Language for Parametrised and Reconfigurable Hardware Design

FPL '98 Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm
Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework

FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications
DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems

FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications
Compilation tools for run-time reconfigurable designs

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
JHDL - An HDL for Reconfigurable Systems

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Lava and JBits: From HDL to Bitstream in Seconds

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

Improved Functional Simulation of Dynamically Reconfigurable Logic

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic

Journal of Systems Architecture: the EUROMICRO Journal
A design flow for partially reconfigurable hardware

ACM Transactions on Embedded Computing Systems (TECS)
Efficient metrics and high-level synthesis for dynamically reconfigurable logic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Self-Adaptive Networked Entities for Building Pervasive Computing Architectures

ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper reports on a method for extending existing VHDL design and verification software available for the Xilinx Virtex series of FPGAs. It allows the designer to apply standard hardware design and verification tools to the design of dynamically reconfigurable logic (DRL). The technique involves the conversion of a dynamic design into multiple static designs, suitable for input to standard synthesis and APR tools. For timing and functional verification after APR, the sections of the design can then be recombined into a single dynamic system. The technique has been automated by extending an existing DRL design tool named DCSTech, which is part of the Dynamic Circuit Switching (DCS) CAD framework. The principles behind the tools are generic and should be readily extensible to other architectures and CAD toolsets. Implementation of the dynamic system involves the production of partial configuration bitstreams to load sections of circuitry. The process of creating such bitstreams, the final stage of our design flow, is summarized.