Exact width and height minimization of CMOS cells

Authors:
Robert L. Maziasz;John P. Hayes
Affiliations:
Advanced Computer Architecture Laboratory, Dept. of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI;Advanced Computer Architecture Laboratory, Dept. of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI
Venue:
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Year:
1991

Layout optimization of CMOS functional cells

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
GENAC: an automatic cell synthesis tool

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
LiB: a cell layout generator

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Exact layout area minimization of static CMOS cells

Exact layout area minimization of static CMOS cells
SOLO: a generator of efficient layouts from optimized MOS circuit schematics

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference

HAL: heuristic algorithms for layout synthesis

ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)
XPRESS: A Cell Layout Generator with Integrated Transistor Folding

EDTC '96 Proceedings of the 1996 European conference on Design and Test
High speed layout synthesis for minimum-width CMOS logic cells via Boolean satisfiability

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Exact minimum-width transistor placement without dual constraint for CMOS cells

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI

Hi-index	0.00