Journal of the ACM (JACM)
Cellular Interconnection Arrays
IEEE Transactions on Computers
Design of fault-tolerant computers
AFIPS '67 (Fall) Proceedings of the November 14-16, 1967, fall joint computer conference
Fault Scanner for Reconfigurable Logic
ARVLSI '97 Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97)
Parallel Algorithms to Set Up the Benes Permutation Network
IEEE Transactions on Computers
Fault-Tolerance of Dynamic-Full-Access Interconnection Networks
IEEE Transactions on Computers
An Iterative Cell Switch Design for Hybrid Redundancy
IEEE Transactions on Computers
Data Manipulating Functions in Parallel Processors and Their Implementations
IEEE Transactions on Computers
Coding for Random-Access Memories
IEEE Transactions on Computers
A Class of Redundant Path Multistage Interconnection Networks
IEEE Transactions on Computers
A systematic approach to the design of digital bussing structures
AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II
A study of fault tolerance techniques for associative processors
AFIPS '74 Proceedings of the May 6-10, 1974, national computer conference and exposition
Interconnection networks: a survey and assessment
AFIPS '74 Proceedings of the May 6-10, 1974, national computer conference and exposition
| Hi-index | 0.02 |
In recent years significant effort has been devoted to the development of techniques for realizing computer systems for which a significant problem of design arises from the unreliability of components and assembly as well as from special constraints on construction and operation. Examples of such systems are computers for aerospace missions and on-line process control.