High Speed CPU Simulation Using LTU Dynamic Binary Translation

Authors:
Daniel Jones;Nigel Topham
Affiliations:
Institute for Computing Systems Architecture School of Informatics, University of Edinburgh, Great Britain;Institute for Computing Systems Architecture School of Informatics, University of Edinburgh, Great Britain
Venue:
HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Year:
2008

Citing 12
Cited 4

Mimic: a fast system/370 simulator

SIGPLAN '87 Papers of the Symposium on Interpreters and interpretive techniques
Shade: a fast instruction-set simulator for execution profiling

SIGMETRICS '94 Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Embra: fast and flexible machine simulation

Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
A retargetable, ultra-fast instruction set simulator

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description

Proceedings of the 14th international symposium on Systems synthesis
A universal technique for fast and flexible instruction-set architecture simulation

Proceedings of the 39th annual Design Automation Conference
Complete Computer System Simulation: The SimOS Approach

IEEE Parallel & Distributed Technology: Systems & Technology
Instruction set compiled simulation: a technique for fast and flexible instruction set simulation

Proceedings of the 40th annual Design Automation Conference
QEMU: a multihost, multitarget emulator

Linux Journal
A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
QEMU, a fast and portable dynamic translator

ATEC '05 Proceedings of the annual conference on USENIX Annual Technical Conference
SimICS/sun4m: a virtual workstation

ATEC '98 Proceedings of the annual conference on USENIX Annual Technical Conference

Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator

Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation
The Java Virtual Machine in retargetable, high-performance instruction set simulation

Proceedings of the 9th International Conference on Principles and Practice of Programming in Java
Fast simulation of systems embedding VLIW processors

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Superblock compilation and other optimization techniques for a Java-based DBT machine emulator

Proceedings of the 9th ACM SIGPLAN/SIGOPS international conference on Virtual execution environments

Quantified Score

Hi-index	0.00

Visualization

Abstract

In order to increase the speed of dynamic binary translation based simulators we consider the translation of large translation units consisting of multiple blocks. In contrast to other simulators, which translate hot blocks or pages, the techniques presented in this paper profile the target program's execution path at runtime. The identification of hot paths ensures that only executed code is translated whilst at the same time offering greater scope for optimization. Mean performance figures for the functional simulation of EEMBC benchmarks show the new simulation techniques to be at least 63% faster than basic block based dynamic binary translation.