Smart Enumeration: A Systematic Approach to Exhaustive Search

Authors:
Tim Todman;Haohuan Fu;Brittle Tsoi;Oskar Mencer;Wayne Luk
Affiliations:
Department of Computing, Imperial College London, London, England SW7 2BZ;Department of Computing, Imperial College London, London, England SW7 2BZ;Department of Computing, Imperial College London, London, England SW7 2BZ;Department of Computing, Imperial College London, London, England SW7 2BZ;Department of Computing, Imperial College London, London, England SW7 2BZ
Venue:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Year:
2009

Citing 14
Cited 0

DAGON: technology binding and local optimization by DAG matching

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Concrete mathematics: a foundation for computer science

Concrete mathematics: a foundation for computer science
Chortle-crf: Fast technology mapping for lookup table-based FPGAs

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
On area/depth trade-off in LUT-based FPGA technology mapping

DAC '93 Proceedings of the 30th international Design Automation Conference
Cut ranking and pruning: enabling a general and efficient FPGA mapping solution

FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Exhaustive Search, Combinatorial Optimization and Enumeration: Exploring the Potential of Raw Computing Power

SOFSEM '00 Proceedings of the 27th Conference on Current Trends in Theory and Practice of Informatics
Implicit enumeration of structural changes in circuit optimization

Proceedings of the 41st annual Design Automation Conference
FPGA technology mapping: a study of optimality

Proceedings of the 42nd annual Design Automation Conference
DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
STACCATO: disjoint support decompositions from BDDs through symbolic kernels

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Efficient SAT-based Boolean matching for FPGA technology mapping

Proceedings of the 43rd annual Design Automation Conference
Improved SAT-based Boolean matching using implicants for LUT-based FPGAs

Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
ASC: a stream compiler for computing with FPGAs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper explores the potential of smart enumeration: enumeration of a design space giving the effect of exhaustive search, while using heuristics to order and reduce the search space. We characterise smart enumeration as having several key properties, including carefully chosen problem domains and techniques to speed up the search, such as those that exploit symmetry. We also generate reconfigurable hardware to accelerate part of the search. Our approach has been applied to technology mapping for field-programmable gate arrays, optimising area and power consumption.