An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs

Authors:
Kostas Siozios;Dimitrios Soudris
Affiliations:
Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece 67100;Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece 67100
Venue:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Year:
2009

Citing 7
Cited 0

Buffered Steiner tree construction with wire sizing for interconnect layout optimization

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Architecture and CAD for Deep-Submicron FPGAs

Architecture and CAD for Deep-Submicron FPGAs
Timing, energy, and thermal performance of three-dimensional integrated circuits

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A detailed power model for field-programmable gate arrays

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Placement and Routing in 3D Integrated Circuits

IEEE Design & Test
A thermal-driven floorplanning algorithm for 3D ICs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Using new silicon technologies, increasing logic densities and clock frequencies on FPGAs lead to rapid elevation in power density. Since the power consumption is a critical challenge for application implementation, a novel power-aware partitioning, placement and routing (P&R) algorithm targeting to 3D FPGAs, is introduced. The proposed methodology achieves to redistribute the switched capacitance over the hardware resources in a rather "balanced" profile, reducing among others the maximal on-chip temperatures. Due to the relation between switched capacitance and power consumption, the proposed P&R algorithm can be considered as a power management approach. This algorithm is realized as part of 3DPRO tool. Comparing to alternative P&R solutions, we eliminate the area on hotspots about 68%, while we achieve savings in delay and energy consumption about 9% and 11% in average,respectively.