Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing

Authors:
Mohammad Ghasemazar;Massoud Pedram
Affiliations:
University of Southern California, Los Angeles, CA;University of Southern California, Los Angeles, CA
Venue:
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Year:
2008

Citing 11
Cited 2

Pipeline gating: speculation control for energy reduction

Proceedings of the 25th annual international symposium on Computer architecture
Advanced Computer Architecture: Parallelism,Scalability,Programmability

Advanced Computer Architecture: Parallelism,Scalability,Programmability
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Improved clock-gating through transparent pipelining

Proceedings of the 2004 international symposium on Low power electronics and design
Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Handbook of Mathematical Functions, With Formulas, Graphs, and Mathematical Tables,

Handbook of Mathematical Functions, With Formulas, Graphs, and Mathematical Tables,
On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design*This work is conducted as part of activities of the physical design methodology study group, EDA technical committee of JEITA.

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Soft-edge flip-flops for improved timing yield: design and optimization

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A mathematical solution to power optimal pipeline design by utilizing soft edge flip-flops

Proceedings of the 13th international symposium on Low power electronics and design
Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Exploiting Setup–Hold-Time Interdependence in Static Timing Analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Variability-aware design of energy-delay optimal linear pipelines operating in the near-threshold regime and above

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Efficiently tolerating timing violations in pipelined microprocessors

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a technique to optimize the energy-delay product of a synchronous linear pipeline circuit with dynamic error detection and correction capability running. The technique dynamically adjusts the supply voltage level and clock frequency of the design by exploiting slacks that are present in various stages of the pipeline. The key enabler is the utilization of soft-edge flip-flops to allow time borrowing between consecutive stages of the pipeline in order to provide the timing-critical stages with more time to complete their computations resulting in lower error probability. This raises the effective throughput of the pipeline for a fixed energy consumption level, or alternatively, lowers the energy consumption for the same effective throughput. We formulate the problem of optimally selecting the transparency window sizes of the soft-edge flip-flops and the frequency level of the pipeline circuit at different voltage levels so as to optimize the energy cost of the achieved throughput. Experimental results show the efficacy of the problem formulation and solution technique.