Architecture design for deblocking filter in H.264/JVT/AVC
ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 2
A Highly Parallel Architecture for Deblocking Filter in H.264/AVC
IEICE - Transactions on Information and Systems
An Efficient Pipeline Architecture for Deblocking Filter in H.264/AVC
IEICE - Transactions on Information and Systems
IEEE Transactions on Computers
An efficient architecture for adaptive deblocking filter of H.264/AVC video coding
IEEE Transactions on Consumer Electronics
Long-term memory motion-compensated prediction
IEEE Transactions on Circuits and Systems for Video Technology
Motion- and aliasing-compensated prediction for hybrid video coding
IEEE Transactions on Circuits and Systems for Video Technology
Low-complexity transform and quantization in H.264/AVC
IEEE Transactions on Circuits and Systems for Video Technology
IEEE Transactions on Circuits and Systems for Video Technology
Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard
IEEE Transactions on Circuits and Systems for Video Technology
The SP- and SI-frames design for H.264/AVC
IEEE Transactions on Circuits and Systems for Video Technology
IEEE Transactions on Circuits and Systems for Video Technology
H.264/AVC in wireless environments
IEEE Transactions on Circuits and Systems for Video Technology
A generalized hypothetical reference decoder for H.264/AVC
IEEE Transactions on Circuits and Systems for Video Technology
Rate-constrained coder control and comparison of video coding standards
IEEE Transactions on Circuits and Systems for Video Technology
H.264/AVC baseline profile decoder complexity analysis
IEEE Transactions on Circuits and Systems for Video Technology
Customizing wide-SIMD architectures for H.264
SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
A Very High Throughput Deblocking Filter for H.264/AVC
Journal of Signal Processing Systems
Hi-index | 0.00 |
In this paper, we study and analyze the computational complexity of the deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulation result shows that the memory reference, content activity check operations, and filter operations are known to be very time consuming in the decoder of this new video coding standard. In order to improve overall system performance, we propose a configurable, extensible, and synthesizable window-based processing architecture which simultaneously processes the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the memory performance of the proposed architecture is improved by four times when compared to previous designs. Moreover, the system performance of our window-based architecture significantly out-performs the previous designs from 7 times to 20 times.