A survey of Flash Translation Layer

  • Authors:
  • Tae-Sun Chung;Dong-Joo Park;Sangwon Park;Dong-Ho Lee;Sang-Won Lee;Ha-Joo Song

  • Affiliations:
  • College of Information Technology, Ajou University, Suwon 443-749, Korea;School of Computing, Soongsil University, Seoul 156-743, Korea;Information Communication Engineering, Hankook University of Foreign Studies, Yongin 449-791, Korea;Department of Computer Science, Hanyang University, Ansan 426-791, Korea;School of Information and Communications Engineering, Sungkyunkwan University, Suwon 440-746, Korea;Division of Computer, Pukyung National University, Busan 608-737, Korea

  • Venue:
  • Journal of Systems Architecture: the EUROMICRO Journal
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

Recently, flash memory is widely adopted in embedded applications as it has several strong points, including its non-volatility, fast access speed, shock resistance, and low power consumption. However, due to its hardware characteristics, specifically its ''erase-before-write'' feature, it requires a software layer known as FTL (Flash Translation Layer). This paper surveys the state-of-the-art FTL software for flash memory. It defines the problems, addresses algorithms to solve them, and discusses related research issues. In addition, the paper provides performance results based on our implementation of each FTL algorithm.