Accurate loop self inductance bound for efficient inductance screening

Authors:
Mosin Mondal;Yehia Massoud
Affiliations:
Department of Electronical and Computer Engineering, Rice University, Houston, TX;Department of Electronical and Computer Engineering, Rice University, Houston, TX
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2006

Citing 8
Cited 0

Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis

DAC '98 Proceedings of the 35th annual Design Automation Conference
Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Inductance 101: modeling and extraction

Proceedings of the 38th annual Design Automation Conference
Fast and accurate wire delay estimation for physical synthesis of large ASICs

Proceedings of the 12th ACM Great Lakes symposium on VLSI
Convergence Properties of the Nelder--Mead Simplex Method in Low Dimensions

SIAM Journal on Optimization
Quick On-Chip Self- and Mutual-Inductance Screen

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
On the Accuracy of Return Path Assumption for Loop Inductance Extraction for 0.1µm Technology and Beyond

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
Managing on-chip inductive effects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

An analytical model for the upper bound of loop self inductance has been developed that is applicable to a wide range of layout geometries commonly encountered in high performance integrated circuits. We demonstrate that the existing analytical models can significantly underestimate the value of loop self inductance producing optimistic results. When compared with field solver results, the developed model shows an average error of 2%. A speedup of more than three orders of magnitude is obtained enabling our model to be fit for applications in inductance screening, inductance aware physical synthesis and prelayout inductance estimation.