A 45nm CMOS 0.35v-optimized standard cell library for ultra-low power applications

  • Authors:
  • Fady Abouzeid;Sylvain Clerc;Fabian Firmin;Marc Renaudin;Gilles Sicard

  • Affiliations:
  • STMicroelectronics, Crolles, France;STMicroelectronics, Crolles, France;STMicroelectronics, Crolles, France;TIEMPO SAS, Montbonnot-Saint-Martin, France;TIMA Laboratory, Grenoble, France

  • Venue:
  • Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

Ultra-low voltage is now a well known solution for energy constrained applications designed using nanometric process technologies. This work is focused on setting-up an automated methodology to enable the design of ultra-low voltage digital circuits exclusively using standard EDA tools. To achieve this goal, a 0.35V energy-delay optimized library was developed. This library, fully compliant with standard library design flow and characterization, was verified through the design and fabrication of a BCH decoder circuit, following a standard front-end to back-end flow. It performs at 457 kHz, with a total energy consumption of 2.9fJ per cycle.