Flow-aware allocation for on-chip networks

Authors:
Arnab Banerjee;Simon W. Moore
Affiliations:
Computer Laboratory, University of Cambridge, USA;Computer Laboratory, University of Cambridge, USA
Venue:
NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Year:
2009

Citing 17
Cited 0

The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
A Survey of Wormhole Routing Techniques in Direct Networks

Computer
Simics: A Full System Simulation Platform

Computer
Eclipse: Heterogeneous Multiprocessor Architecture for Flexible Media Processing

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Characterization of Communication Patterns in Message-Passing Parallel Scientific Application Programs

CANPC '98 Proceedings of the Second International Workshop on Network-Based Parallel Computing: Communication, Architecture, and Applications
StreamIt: A Language for Streaming Applications

CC '02 Proceedings of the 11th International Conference on Compiler Construction
The Impact of Link Arbitration on Switch Performance

HPCA '99 Proceedings of the 5th International Symposium on High Performance Computer Architecture
Communication characteristics of large-scale scientific applications for contemporary cluster architectures

Journal of Parallel and Distributed Computing - Special section best papers from the 2002 international parallel and distributed processing symposium
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Access Regulation to Hot-Modules in Wormhole NoCs

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
A Power and Energy Exploration of Network-on-Chip Architectures

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Implications of Rent's Rule for NoC Design and Its Fault-Tolerance

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Flattened Butterfly Topology for On-Chip Networks

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Rent's rule and parallel programs: characterizing network traffic behavior

Proceedings of the 2008 international workshop on System level interconnect prediction
The PARSEC benchmark suite: characterization and architectural implications

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
Next-generation wireless communications concepts and technologies

IEEE Communications Magazine

Quantified Score

Hi-index	0.00

Visualization

Abstract

Current Virtual-Channel routers disregard potentially useful information about on-chip communication flows. This often leads to inefficient resource utilisation in existing Networks-on-Chips for flow-based communication patterns. The flow-based traffic exhibited by forthcoming applications requiring large streaming datasets (sophisticated graphical interfaces, mobile connectivity, scientific applications, etc.) lead us to propose flow additions to a Virtual-Channel network. Our flow-based refinements infer the presence of, and allocate resources to flows rather than individual packets. As a consequence, we are able to demonstrate speedups of close to 40% for synthetic flow-based traffic patterns.