Hybrid wireless Network on Chip: a new paradigm in multi-core design

Authors:
Partha Pratim Pande;Amlan Ganguly;Kevin Chang;Christof Teuscher
Affiliations:
Washington State University, Pullman, Washington;Washington State University, Pullman, Washington;Washington State University, Pullman, Washington;Portland State University, Portland, OR
Venue:
Proceedings of the 2nd International Workshop on Network on Chip Architectures
Year:
2009

Citing 15
Cited 2

Introduction to Evolutionary Computing

Introduction to Evolutionary Computing
SUNMAP: a tool for automatic topology selection and generation for NoCs

Proceedings of the 41st annual Design Automation Conference
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

IEEE Transactions on Computers
Exploring network topology evolution through evolutionary computations

Proceedings of the 8th annual conference on Genetic and evolutionary computation
A comparison of simulated annealing with a simple evolutionary algorithm on pseudo-boolean functions of unitation

Theoretical Computer Science
Toward Ideal On-Chip Communication Using Express Virtual Channels

IEEE Micro
RF interconnects for communications on-chip

Proceedings of the 2008 international symposium on Physical design
MIRA: A Multi-layered On-Chip Interconnect Router Architecture

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip

IEEE Transactions on Computers
Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication

HOTI '08 Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects
Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation

IEEE Transactions on Computers
"It's a small world after all": noc performance optimization via long-range link insertion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Quantitative theory of nanowire and nanotube antenna performance

IEEE Transactions on Nanotechnology
Performance Prediction of Carbon Nanotube Bundle Dipole Antennas

IEEE Transactions on Nanotechnology

High-throughput differentiated service provision router architecture for wireless network-on-chip

International Journal of High Performance Systems Architecture
A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The performance benefits of conventional Network-on-Chip (NoC) architectures are limited by the high latency and energy dissipation in long distance multihop communication between embedded cores. This limitation of conventional NoC architectures can be addressed by introducing long-range, high bandwidth and low power wireless links between the distant cores. Using miniaturized on-chip antennas as an enabling technology, wireless NoCs (WiNoCs) can be designed. In this paper, we elaborate the design principles of a hybrid WiNoC. It is demonstrated that a WiNoC outperforms its wireline counterpart and the performance gain is more significant for larger system size.