Area-efficient Reed-Solomon decoder design for optical communications

Authors:
Bo Yuan;Zhongfeng Wang;Li Li;Minglun Gao;Jin Sha;Chuan Zhang
Affiliations:
Institute of VLSI Design, Nanjing University, Nanjing, China;Broadcom Corporation, Irvine, CA;Institute of VLSI Design, Nanjing University, Nanjing, China;Institute of VLSI Design, Nanjing University, Nanjing, China;Institute of VLSI Design, Nanjing University, Nanjing, China;Institute of VLSI Design, Nanjing University, Nanjing, China
Venue:
IEEE Transactions on Circuits and Systems II: Express Briefs
Year:
2009

Citing 6
Cited 1

On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays

IEEE Transactions on Computers
High-speed architectures for Reed-Solomon decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
High-speed VLSI architecture for parallel Reed-Solomon decoder

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Ultra Folded High-Speed Architectures for Reed-Solomon Decoders

VLSID '06 Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design
A VLSI Design of a Pipeline Reed-Solomon Decoder

IEEE Transactions on Computers
New degree computationless modified euclid algorithm and architecture for reed-solomon decoder

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Product code schemes for error correction in MLC NAND flash memories

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A high-speed low-complexity Reed-Solomon (RS) decoder architecture based on the recursive degree computationless modified Eudidean (rDCME) algorithm is presented in this brief. The proposed architecture has very low hardware complexity compared with the conventional modified Euclidean and degree computationless modified Euclidean (DCME) architectures, since it can reducethe degree computation circuitry and replace the conventional systolic architecture that uses many processing elements (PEs) with a recursive architecture using a single PE. A high-throughput data rate is also facilitated by employing a pipelining technique. The proposed rDCME architecture has been designed and implemented using SMIC 0.18-µm CMOS technology. Synthesized results show that the proposed RS (255, 239) decoder requires only about 18K gates and can operate at 640 MHz to achieve a throughput of 5.1 Gb/s, which meets the requirement of modern high-speed optical communications.