A DAMQ shared buffer scheme for network-on-chip

Authors:
Jin Liu;José G. Delgado-Frias
Affiliations:
Washington State University, Pullman, WA;Washington State University, Pullman, WA
Venue:
CSS '07 Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems
Year:
2007

Citing 13
Cited 1

Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches

IEEE Transactions on Computers
A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks

IEEE Transactions on Parallel and Distributed Systems
Characterization of Deadlocks in k-ary n-Cube Networks

IEEE Transactions on Parallel and Distributed Systems
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Design and evaluation of a DAMQ multiprocessor network with self-compacting buffers

Proceedings of the 1994 ACM/IEEE conference on Supercomputing
Adaptive routing protocols for hypercube interconnection networks

Computer
Networks on Chips: A New SoC Paradigm

Computer
Virtual-Channel Flow Control

IEEE Transactions on Parallel and Distributed Systems
Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels

IEEE Transactions on Parallel and Distributed Systems
A VLSI Self-Compacting Buffer for DAMQ Communication Switches

GLS '98 Proceedings of the Great Lakes Symposium on VLSI '98
HIPIQS: A High-Performance Switch Architecture using Input Queuing

IPPS '98 Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

IEEE Transactions on Computers
Increasing the adaptivity of routing algorithms for k-ary n-cubes

EUROMICRO-PDP'02 Proceedings of the 10th Euromicro conference on Parallel, distributed and network-based processing

Network-on-chip router design with buffer-stealing

Proceedings of the 16th Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a novel shared buffer scheme for network on chip applications. The proposed scheme is based on a dynamically allocated multi queue self-compacting buffer. Two physical channels share the same buffer space. This in turn provides a larger available buffer space per channel. The proposed scheme has similar performance using only sixty three percent of the buffer size that is used in traditional implementation for NoCs. In addition, using same size buffers the proposed scheme outperforms existing approaches by 1% to 2% in throughput. The proposed scheme also has a better utilization of the available buffer space.