Robust asynchronous implementation of Boolean functions on the basis of duality

Authors:
Padmanabhan Balasubramanian;Krishnamachar Prasad;Nikos E. Mastorakis
Affiliations:
School of Computer Science, The University of Manchester, Manchester, United Kingdom;Department of Electrical and Electronic Engineering, Auckland University of Technology, Auckland, New Zealand;Department of Computer Science, Military Institutions of University Education, Hellenic Naval Academy, Piraeus, Greece
Venue:
ICC'10 Proceedings of the 14th WSEAS international conference on Circuits
Year:
2010

Citing 8
Cited 1

The first asynchronous microprocessor: the test results

ACM SIGARCH Computer Architecture News
The limitations to delay-insensitivity in asynchronous circuits

AUSCRYPT '90 Proceedings of the sixth MIT conference on Advanced research in VLSI
On Unordered Codes

IEEE Transactions on Computers
An Efficient Implementation of Boolean Functions as Self-Timed Circuits

IEEE Transactions on Computers
Delay-insensitive multi-ring structures

Integration, the VLSI Journal - Special issue on asynchronous systems
Basic gate implementation of speed-independent circuits

DAC '94 Proceedings of the 31st annual Design Automation Conference
Asynchronous gate-diffusion-input (GDI) circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Principles of Asynchronous Circuit Design: A Systems Perspective

Principles of Asynchronous Circuit Design: A Systems Perspective

A robust asynchronous early output full adder

WSEAS Transactions on Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A methodology for robust asynchronous implementation of Boolean functions based on the concept of duality is discussed in this paper. Importantly, this paper describes the drawbacks of an earlier related approach and suggests a novel way to overcome the problematic issues. In addition, the article illustrates how the weak-indication property can be incorporated into the modified circuit realization while preserving the robustness criterion. Lastly, this work also shows how a recently proposed robust asynchronous system configuration could be beneficial compared to the standard self-timed system architecture.