Enabling efficient post-silicon debug by clustering of hardware-assertions

Authors:
M. H. Neishaburi;Zeljko Zilic
Affiliations:
McGill University, Montreal, QC, Canada;McGill University, Montreal, QC, Canada
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2010

Citing 7
Cited 2

Design for Debug: Catching Design Errors in Digital Chips

IEEE Design & Test
Silicon Debug: Scan Chains Alone Are Not Enough

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Architectures of Increased Availability Wireless Sensor Network Nodes

ITC '04 Proceedings of the International Test Conference on International Test Conference
A reconfigurable design-for-debug infrastructure for SoCs

Proceedings of the 43rd annual Design Automation Conference
Automata-based assertion-checker synthesis of PSL properties

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring

Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring
A New Post-Silicon Debug Approach Based on Suspect Window

VTS '09 Proceedings of the 2009 27th IEEE VLSI Test Symposium

NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures

Journal of Systems Architecture: the EUROMICRO Journal
Test compaction techniques for assertion-based test generation

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Bug-free first silicon is not guaranteed by the existing pre-silicon verification techniques. To have impeccable products, it is now required to identify any bug as soon as the first silicon becomes available. We consider the Assertion Based Verification techniques for the post-silicon debugging based on the insertion of hardware checkers in the debug infrastructure for complex systems on chip. This paper proposes a method to cluster hardware-assertion checkers using the graph partitioning approach. It turns out that having the clusters of hardware-assertions and controlling each cluster selectively during the debug mode and normal operation of the circuit makes integration of assertions inside the circuits easier, and causes lower energy consumption and efficient debug scheduling.