Digital Signature Proposal for Mixed-Signal Circuits
Journal of Electronic Testing: Theory and Applications
A Step Response Based Mixed-Signal BIST Approach
DFT '01 Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Oscillation-test strategy for analog and mixed-signal integrated circuits
VTS '96 Proceedings of the 14th IEEE VLSI Test Symposium
Testing Biquad Filters under Parametric Shifts Using X-Y Zoning
Journal of Electronic Testing: Theory and Applications
Test infrastructure design for mixed-signal SOCs with wrapped analog cores
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Verifying functional specifications by regression techniques on Lissajous test signatures
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Specification-driven test generation for analog circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Concurrent detection of erroneous responses in linear analog circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Statistical Test Development for Analog Circuits Under High Process Variations
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Hi-index | 0.00 |
Production verification of analog circuit specifications is a challenging task requiring expensive test equipment and time consuming procedures. This paper presents a method for low cost on-chip parameter verification based on the analysis of a digital signature. A 65 nm CMOS on-chip monitor is proposed and validated in practice. The monitor composes two signals (x(t), y(t)) and divides the X-Y plane with nonlinear boundaries in order to generate a digital code for every analog (x, y) location. A digital signature is obtained using the digital code and its time duration. A metric defining a discrepancy factor is used to verify circuit parameters. The method is applied to detect possible deviations in the natural frequency of a Biquad filter. Simulated and experimental results show the possibilities of the proposal.