NTHU-route 2.0: a robust global router for modern designs

Authors:
Yen-Jung Chang;Yu-Ting Lee;Jhih-Rong Gao;Pei-Ci Wu;Ting-Chi Wang
Affiliations:
Department of Electrical and Computer Engineering, University of Texas, Austin, TX;ChungHwa Telecommunication Laboratories, Yang-Mei, Taoyuan, Taiwan;Department of Electrical and Computer Engineering, University of Texas, Austin, TX;Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL;Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2010

Citing 22
Cited 4

PathFinder: a negotiation-based performance-driven router for FPGAs

FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Improved global routing through congestion estimation

Proceedings of the 40th annual Design Automation Conference
A global routing algorithm for general cells

DAC '84 Proceedings of the 21st Design Automation Conference
FastRoute: a step to integrate global routing into placement

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
FastRoute 2.0: A High-quality and Efficient Global Router

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
A new global router for modern designs

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability

ACM Transactions on Design Automation of Electronic Systems (TODAES)
FastRoute3.0: a fast and high quality global router based on virtual capacity

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Efficient simulated evolution based rerouting and congestion-relaxed layer assignment on 3-D global routing

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
FastRoute 4.0: global router with efficient via minimization

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
High-performance global routing with fast overflow reduction

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
GRIP: scalable 3D global routing using integer programming

Proceedings of the 46th Annual Design Automation Conference
Archer: a history-based global routing algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Multilayer global routing with via and wire capacity considerations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Global routing by new approximation algorithms for multicommodity flow

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Pattern routing: use and theory for increasing predictability and avoiding coupling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Fashion: A Fast and Accurate Solution to Global Routing Problem

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
High-Performance Routing at the Nanometer Scale

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Congestion-Constrained Layer Assignment for Via Minimization in Global Routing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
MaizeRouter: Engineering an Effective Global Router

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

An enhanced global router with consideration of general layer directives

Proceedings of the 2011 international symposium on Physical design
Rover: routing on via-configurable fabrics for standard-cell-like structured ASICs

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
An artificial bee colony algorithm approach for routing in VLSI

ICSI'12 Proceedings of the Third international conference on Advances in Swarm Intelligence - Volume Part I
Routability optimization for crossbar-switch structured ASIC design

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper presents a robust global router called NTHU-Route 2.0 that improves the solution quality and runtime of NTHU-Route by the following enhancements: 1) a new history based cost function; 2) new ordering methods for congested region identification and rip-up and reroute; and 3) two implementation techniques. We report convincing experimental results to show the effectiveness of each individual enhancement. With all these enhancements together, NTHU-Route 2.0 solves all ISPD98 benchmarks with very good quality. Moreover, NTHU-Route 2.0 routes 7 of 8 ISPD07 benchmarks and 12 of 16 ISPD08 benchmarks without any overflow. Compared with other state-of-the-art global routers, NTHU-Route 2.0 is able to produce better solution quality and/or run more efficiently.