Validating cascading of crossbar circuits with an integrated device-circuit exploration

Authors:
Pritish Narayanan;Csaba Andras Moritz;Kyoung Won Park;Chi On Chui
Affiliations:
Electrical&Computer Engineering, University of Massachusetts Amherst, USA;Electrical&Computer Engineering, University of Massachusetts Amherst, USA;Department of Electrical Engineering, University of California, Los Angeles, USA;Department of Electrical Engineering, University of California, Los Angeles, USA
Venue:
NANOARCH '09 Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures
Year:
2009

Citing 3
Cited 6

CMOS Control Enabled Single-Type FET NASIC

ISVLSI '08 Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI
Templated fabrication of InSb nanowires for nanoelectronics

Journal of Nanomaterials
Combining 2-level logic families in grid-based nanoscale fabrics

NANOARCH '07 Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures

Regular 2D NASIC-based architecture and design space exploration

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Nanofabric power analysis: Biosequence alignment case study

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Determining fundamental heat dissipation bounds for transistor-based nanocomputing paradigms

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
N3ASICs: Designing nanofabrics with fine-grained CMOS integration

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Variability in Nanoscale Fabrics: Bottom-up Integrated Analysis and Mitigation

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Nanoarray architectures multilevel simulation

ACM Journal on Emerging Technologies in Computing Systems (JETC) - Special Issue on Reliability and Device Degradation in Emerging Technologies and Special Issue on WoSAR 2011

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present an integrated approach that combines 3D modeling of nanodevice electrostatics and operations with extensive circuit level validation and evaluation. We simulate crossed nanowire field-effect transistor (xnwFET) structures, extract electrical characteristics, and create behavioral models for circuit level validations. Our experiments show that functional cascaded dynamic circuits can be achieved by optimal selection of device level parameters such as VTH. Furthermore, VTH tuning is achieved through substrate biasing and source and drain junction underlap, which does not pose difficult manufacturability and customization challenges. Circuit level simulations of up to forty cascaded stages show correct propagation of data and adequate noise margins.