Reconfigurable ECO cells for timing closure and IR drop minimization

Authors:
Hsien-Te Chen;Chieh-Chun Chang;TingTing Hwang
Affiliations:
Department of Computer Science, National Tsing Hua University, HsinChu, Taiwan;Skymedi Company, Hsinchu, Taiwan and Department of Computer Science, National Tsing Hua University, HsinChu, Taiwan;Department of Computer Science, National Tsing Hua University, HsinChu, Taiwan
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2010

Citing 9
Cited 0

Logic synthesis for engineering change

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Power considerations in the design of the Alpha 21264 microprocessor

DAC '98 Proceedings of the 35th annual Design Automation Conference
An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts

Proceedings of the 2002 international symposium on Physical design
Vectorless Analysis of Supply Noise Induced Delay Variation

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Partitioning-based approach to fast on-chip decap budgeting and minimization

Proceedings of the 42nd annual Design Automation Conference
Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
ECO timing optimization using spare cells

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Engineering change using spare cells with constant insertion

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Unused spare cells occur inevitably in traditional engineering change order (ECO) design flow. It results in inefficient area usage, more leakage, and more IR drop impacts. To tackle these problems, a reconfigurable cell is proposed, which serves the dual purposes of decoupling capacitance and spare cell in this paper. Before ECO is applied, these cells are preplaced as decoupling capacitors. When ECO is applied, these cells are configured as functional cells. To demonstrate the efficiency of our configurable cell, we propose an algorithm for timing closure and IR drop minimization. Compared with traditional ECO flow, our method shows 15% reduction in maximum IR drop and 9% reduction in leakage before applying ECO, and 7% reduction in maximum IR drop after applying ECO, with 10% area of spare cells. In addition, we show that there remain less unsolved timing-violation paths after applying our ECO timing optimization flow due to less IR drop and free selection of ECO gate type.