Self-timed SRAM for energy harvesting systems

Authors:
Abdullah Baz;Delong Shang;Fei Xia;Alex Yakovlev
Affiliations:
School of EECE, Newcastle University, Newcastle upon Tyne, England, United Kingdom;School of EECE, Newcastle University, Newcastle upon Tyne, England, United Kingdom;School of EECE, Newcastle University, Newcastle upon Tyne, England, United Kingdom;School of EECE, Newcastle University, Newcastle upon Tyne, England, United Kingdom
Venue:
PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation
Year:
2010

Citing 6
Cited 1

The limitations to delay-insensitivity in asynchronous circuits

AUSCRYPT '90 Proceedings of the sixth MIT conference on Advanced research in VLSI
What is the cost of delay insensitivity?

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Invited paper: Variability in nanometer CMOS: Impact, analysis, and minimization

Integration, the VLSI Journal
Leakage minimization of SRAM cells in a dual-V t and Dual-T ox technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
GHz Asynchronous SRAM in 65nm

ASYNC '09 Proceedings of the 2009 15th IEEE Symposium on Asynchronous Circuits and Systems (async 2009)
Wide VDDembedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special section on 2008 custom integrated circuits conference (CICC 2008)

Improving the robustness of self-timed SRAM to variable Vdds

PATMOS'11 Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Portable digital systems tend to be not just low power but power efficient as they are powered by low batteries or energy harvesters. Energy harvesting systems tend to provide nondeterministic, rather than stable, power over time. Existing memory systems use delay elements to cope with the problems under different Vdds. However, this introduces huge penalties on performance, as the delay elements need to follow the worst case timing assumption under the worst environment. In this paper, the latency mismatch between memory cells and the corresponding controller using typical delay elements is investigated and found to be highly variable for different Vdd values. A Speed Independent (SI) SRAM memory is then developed which can help avoid such mismatch problems. It can also be used to replace typical delay lines for use in bundleddata memory banks. A 1Kb SI memory bank is implemented based on this method and analysed in terms of the latency and power consumption.