A physical-location-aware fault redistribution for maximum IR-drop reduction

Authors:
Fu-Wei Chen;Shih-Liang Chen;Yung-Sheng Lin;TingTing Hwang
Affiliations:
National Tsing Hua University, Hsinchu, Taiwan, R.O.C.;National Tsing Hua University, Hsinchu, Taiwan, R.O.C.;National Tsing Hua University, Hsinchu, Taiwan, R.O.C.;National Tsing Hua University, Hsinchu, Taiwan, R.O.C.
Venue:
Proceedings of the 16th Asia and South Pacific Design Automation Conference
Year:
2011

Citing 7
Cited 0

VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon)

VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon)
A novel framework for faster-than-at-speed delay test considering IR-drop effects

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Critical-path-aware X-filling for effective IR-drop reduction in at-speed scan testing

Proceedings of the 44th annual Design Automation Conference
Optimal margin computation for at-speed test

Proceedings of the conference on Design, automation and test in Europe
iFill: an impact-oriented X-filling method for shift- and capture-power reduction in at-speed scan-based testing

Proceedings of the conference on Design, automation and test in Europe
Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

To guarantee that an application specific integrated circuits (ASIC) meets its timing requirement, at-speed scan testing becomes an indispensable procedure for verifying the performance of ASIC. However, at-speed scan test suffers the test-induced yield loss. Because the switching activity in test mode is much higher than that in normal mode, the switching-induced large current drawn causes severe IR drop and increases gate delay. X-filling is the most commonly used technique to reduce IR-drop effect during at-speed test. However, the effectiveness of X-filling depends on the number and the characteristic of X-bit distribution. In this paper, we propose a physical-location-aware X-identification which redistributes faults so that the maximum switching activity is guaranteed to be reduced after X-filling. The experimental results on ITC'99 show that our method has an average of 8.54% more reduction of maximum IR-drop as compared to a previous work which re-distributes X-bits evenly in all test vectors.