Soft core based embedded systems in critical aerospace applications

  • Authors:

  • Sergio Cuenca-Asensi;Antonio Martínez-Álvarez;Felipe Restrepo-Calle;Francisco R. Palomo;Hipólito Guzmán-Miranda;Miguel A. Aguirre

  • Affiliations:

  • Computer Technology Department, University of Alicante, 03690 Alicante, Spain;Computer Technology Department, University of Alicante, 03690 Alicante, Spain;Computer Technology Department, University of Alicante, 03690 Alicante, Spain;Department of Electrical Engineering, University of Sevilla, 41092 Sevilla, Spain;Department of Electrical Engineering, University of Sevilla, 41092 Sevilla, Spain;Department of Electrical Engineering, University of Sevilla, 41092 Sevilla, Spain

  • Venue:
  • Journal of Systems Architecture: the EUROMICRO Journal
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

There is an increasing interest in the aerospace industry to reduce the cost of the systems by means of using Commercial Off The Shelf (COTS) devices. The engineering of novel microsatellites and nanosatellites are clear examples of this new trend. However, the use of sub-micron technologies has led to greater sensitivity of these devices to radiation-induced transient faults, limiting the exploitation of this approach in critical systems. This paper presents an innovative application of soft-core microprocessor based embedded systems, to design dependable and reduced-cost critical systems with COTS reconfigurable devices (flash based FPGAs). To make this possible, it is necessary to fine-tune the protection strategy by combining selectively fault mitigation techniques based on hardware or software. In this way, the resultant system not only fulfills both the design constraints and the dependability requirements, but also avoids the cost provoked by excessive use of protection mechanisms. A case study is presented in which the design space exploration between hardware and software protection techniques permits to find the best trade-offs among performance, reliability, memory size and hardware cost in a dependable subsystem.