A new optimized high-speed low-power data-driven dynamic (d3l) 32-bit kogge-stone adder

Authors:
Fabio Frustaci;Marco Lanuzza
Affiliations:
Department of Electronics, Computer Science and Systems, University of Calabria, Rende, (CS), Italy;Department of Electronics, Computer Science and Systems, University of Calabria, Rende, (CS), Italy
Venue:
PATMOS'09 Proceedings of the 19th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Year:
2009

Citing 6
Cited 1

Skewed CMOS: noise-tolerant high-performance low-power static circuit family

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Novel Low Power Energy Recovery Full Adder Cell

GLS '99 Proceedings of the Ninth Great Lakes Symposium on VLSI
A Family of Adders

ARITH '01 Proceedings of the 15th IEEE Symposium on Computer Arithmetic
A Regular Layout for Parallel Adders

IEEE Transactions on Computers
A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations

IEEE Transactions on Computers
Designing high-speed adders in power-constrained environments

IEEE Transactions on Circuits and Systems II: Express Briefs

Implementation of a low power 16-bit radix-4 pipelined SRT divider using a modified Split-Path Data Driven Dynamic Logic (SPD3L) structure

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Data Driven Dynamic Logic (D3L) achieves a considerably energy saving, over conventional Domino Logic, by removing the clock signal: the control of the precharge and evaluation phases is managed only by input data. Unfortunately, this advantage is typically obtained at the expense of speed performances and consequently affecting the Energy-Delay Product (EDP). This paper presents a novel technique to design D3L parallel prefix adders considerably reducing speed penalties. Moreover, a new design style, named Splith-Path D3L, is introduced to overcome the limits of standard D3L. When applied to a 32-bit Kogge-Stone adder realized with the STMicroelectronics 65nm 1V CMOS technology, the proposed technique leads to an EDP 25% and 20% lower than the standard Domino Logic and the conventional D3L counterparts, respectively.