Device-architecture co-optimization of STT-RAM based memory for low power embedded systems

Authors:
Cong Xu;Dimin Niu;Xiaochun Zhu;Seung H. Kang;Matt Nowak;Yuan Xie
Affiliations:
Pennsylvania State University;Pennsylvania State University;Pennsylvania State University, and Emerging Memory Technology Group, Qualcomm Incorporation;Pennsylvania State University, and Emerging Memory Technology Group, Qualcomm Incorporation;Pennsylvania State University, and Emerging Memory Technology Group, Qualcomm Incorporation;Pennsylvania State University
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2011

Citing 9
Cited 2

MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
FaCSim: a fast and cycle-accurate architecture simulator for embedded systems

Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems
Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement

Proceedings of the 45th annual Design Automation Conference
PCRAMsim: system-level performance, energy, and area modeling for phase-change ram

Proceedings of the 2009 International Conference on Computer-Aided Design
FlashPower: a detailed power model for NAND flash memory

Proceedings of the Conference on Design, Automation and Test in Europe
Design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM)

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A scalable design methodology for energy minimization of STTRAM: a circuit and architecture perspective

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Relaxing non-volatility for fast and energy-efficient STT-RAM caches

HPCA '11 Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture

PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method

Proceedings of the 49th Annual Design Automation Conference
Future memory and interconnect technologies

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract