High speed computation of the optical flow

Authors:
Hiroaki Niitsuma;Tsutomu Maruyama
Affiliations:
Systems and Information Engineering, University of Tsukuba, Ibarakim, Japan;Systems and Information Engineering, University of Tsukuba, Ibarakim, Japan
Venue:
ICIAP'05 Proceedings of the 13th international conference on Image Analysis and Processing
Year:
2005

Citing 3
Cited 6

Accuracy vs efficiency trade-offs in optical flow algorithms

Computer Vision and Image Understanding
Real-time quantized optical flow

CAMP '95 Proceedings of the Computer Architectures for Machine Perception
Real-Time Implementation of an Optical Flow Algorithm

ICPR '02 Proceedings of the 16 th International Conference on Pattern Recognition (ICPR'02) Volume 4 - Volume 4

Accurate Optical Flow Sensor for Obstacle Avoidance

ISVC '08 Proceedings of the 4th International Symposium on Advances in Visual Computing
A Comparison Study on Implementing Optical Flow and Digital Communications on FPGAs and GPUs

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
A VLSI architecture and algorithm for Lucas-Kanade-based optical flow computation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
FPGA based disparity map computation with vergence control

Microprocessors & Microsystems
Fine grain pipeline architecture for high performance phase-based optical flow computation

Journal of Systems Architecture: the EUROMICRO Journal
Parallel architecture for hierarchical optical flow estimation based on FPGA

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we describe a compact system for high speed computation of the optical flow. This system consists of one off-the-shelf PCI board with one Field Programmable Gate Array (FPGA) chip, and its host computer. With this system, we can generate dense vector maps at (1) 840 frames per second (fps) in small size (320 × 240) images, and (2) 30 fps in standard size (640 × 480) images by configuring different circuits on the FPGA chip. In the two circuits, vectors for all pixels in the images are obtained by the area-based matching (windows of 7 × 7 pixels are compared with 121 and 441 windows in the target image respectively). The circuits implemented on the FPGA do not require any special hardware resources, and can be implemented on many off-the-shelf FPGA boards shipped from many vendors. This system can also be used for the stereo vision by slightly modifying the circuits, and achieve the same performance.