The Design and Use of Steerable Filters
IEEE Transactions on Pattern Analysis and Machine Intelligence
Performance of optical flow techniques
International Journal of Computer Vision
The computation of optical flow
ACM Computing Surveys (CSUR)
Evaluation of CORDIC Algorithms for FPGA Design
Journal of VLSI Signal Processing Systems
Stability of Phase Information
IEEE Transactions on Pattern Analysis and Machine Intelligence
Real-Time Implementation of an Optical Flow Algorithm
ICPR '02 Proceedings of the 16 th International Conference on Pattern Recognition (ICPR'02) Volume 4 - Volume 4
Datacube MV200 and ImageFlow User''s Guide
Datacube MV200 and ImageFlow User''s Guide
International Journal of Computer Vision
Superpipelined high-performance optical-flow computation architecture
Computer Vision and Image Understanding
Parallel Processor for 3D Recovery from Optical Flow
RECONFIG '08 Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs
An iterative image registration technique with an application to stereo vision
IJCAI'81 Proceedings of the 7th international joint conference on Artificial intelligence - Volume 2
Hardware implementation of optical flow constraint equation using FPGAs
Computer Vision and Image Understanding
Visual system based on artificial retina for motion detection
IEEE Transactions on Systems, Man, and Cybernetics, Part B: Cybernetics
Optimization strategies for high-performance computing of optical-flow in general-purpose processors
IEEE Transactions on Circuits and Systems for Video Technology
A compact harmonic code for early vision based on anisotropic frequency channels
Computer Vision and Image Understanding
Robust bioinspired architecture for optical-flow computation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-port abstraction layer for FPGA intensive memory exploitation applications
Journal of Systems Architecture: the EUROMICRO Journal
High speed computation of the optical flow
ICIAP'05 Proceedings of the 13th international conference on Image Analysis and Processing
Optical flow estimation using temporally oversampled video
IEEE Transactions on Image Processing
Real-Time System for High-Image Resolution Disparity Estimation
IEEE Transactions on Image Processing
FPGA-based real-time optical-flow system
IEEE Transactions on Circuits and Systems for Video Technology
A phase-based approach to the estimation of the optical flow field using spatial filtering
IEEE Transactions on Neural Networks
A multi-resolution approach for massively-parallel hardware-friendly optical flow estimation
Journal of Visual Communication and Image Representation
Pipelined architecture for real-time cost-optimized extraction of visual primitives based on FPGAs
Digital Signal Processing
| Hi-index | 0.01 |
Accurate motion analysis of real life sequences is a very active research field due to its multiple potential applications. Currently, new technologies offer us very fast and accurate sensors that provide a huge quantity of data per second. Processing these data streams is very expensive (in terms of computing power) for general purpose processors and therefore, is beyond processing capabilities of most current embedded devices. In this work, we present a specific hardware architecture that implements a robust optical flow algorithm able to process input video sequences at a high frame rate and high resolution, up to 160fps for VGA images. We describe a superpipelined datapath of more than 85 stages (some of them configured with superscalar units able to process several data in parallel). Therefore, we have designed an intensive parallel processing engine. System speed (frames per second) produces fine optical flow estimations (by constraining the actual motion ranges between consecutive frames) and the phase-based method confers the system robustness to image noise or illumination changes. In this work, we analyze the architecture of different frame rates and input image noise levels. We compare the results with other approaches in the state of the art and validate our implementation using several hardware platforms.