Phase-based disparity measurement
CVGIP: Image Understanding
Compiler optimizations for improving data locality
ASPLOS VI Proceedings of the sixth international conference on Architectural support for programming languages and operating systems
An inter-reference gap model for temporal locality in program behavior
Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems
Reconfigurable caches and their application to media processing
Proceedings of the 27th annual international symposium on Computer architecture
Data and memory optimization techniques for embedded systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Digital Image Warping
PRISM: A Practical Real-Time Imaging Stereo Matcher
PRISM: A Practical Real-Time Imaging Stereo Matcher
Measuring the gap between FPGAs and ASICs
Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Evaluating One-Hot Encoding Finite State Machines for SEU Reliability in SRAM-based FPGAs
IOLTS '06 Proceedings of the 12th IEEE International Symposium on On-Line Testing
Computer Organization and Architecture: Designing for Performance (7th Edition)
Computer Organization and Architecture: Designing for Performance (7th Edition)
Automatic On-chip Memory Minimization for Data Reuse
FCCM '07 Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Superpipelined high-performance optical-flow computation architecture
Computer Vision and Image Understanding
Optimization strategies for high-performance computing of optical-flow in general-purpose processors
IEEE Transactions on Circuits and Systems for Video Technology
Epipolar line estimation and rectification for stereo image pairs
IEEE Transactions on Image Processing
FPGA-based real-time optical-flow system
IEEE Transactions on Circuits and Systems for Video Technology
Fine grain pipeline architecture for high performance phase-based optical flow computation
Journal of Systems Architecture: the EUROMICRO Journal
On-chip ego-motion estimation based on optical flow
ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Hierarchical optical flow estimation architecture using color cues
ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Pipelined architecture for real-time cost-optimized extraction of visual primitives based on FPGAs
Digital Signal Processing
Real-time architecture for a robust multi-scale stereo engine on FPGA
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Parallel architecture for hierarchical optical flow estimation based on FPGA
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On-chip semidense representation map for dense visual features driven by attention processes
Journal of Real-Time Image Processing
Hi-index | 0.00 |
We describe an efficient, high-level abstraction, multi-port memory-control unit (MCU) capable of providing data at maximum throughput. This MCU has been developed to take full advantage of FPGA parallelism. Multiple parallel processing entities are possible in modern FPGA devices, but this parallelism is lost when they try to access external memories. To address the problem of multiple entities accessing shared data we propose an architecture with multiple abstract access ports (AAPs) to access one external memory. Bearing in mind that hardware designs in FPGA technology are generally slower than memory chips, it is feasible to build a memory access scheduler by using a suitable arbitration scheme based on a fast memory controller with AAPs running at slower frequencies. In this way, multiple processing units connected through the AAPs can make memory transactions at their slower frequencies and the memory access scheduler can serve all these transactions at the same time by taking full advantage of the memory bandwidth.