Configurable computing for high-security/high-performance ambient systems

Authors:
Guy Gogniat;Wayne Burleson;Lilian Bossuet
Affiliations:
Laboratory of Electronic and REal Time Systems (LESTER), University of South Britanny (UBS), Lorient, France;Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA;Laboratory of Electronic and REal Time Systems (LESTER), University of South Britanny (UBS), Lorient, France
Venue:
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Year:
2005

Citing 12
Cited 1

An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A fully pipelined memoryless 17.8 Gbps AES-128 encryptor

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays

CT-RSA 2001 Proceedings of the 2001 Conference on Topics in Cryptology: The Cryptographer's Track at RSA
JBitsTM Implementations of the Advanced Encryption Standard (Rijndael)

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
High Performance Single-Chip FPGA Rijndael Algorithm Implementations

CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
The case for reconfigurable hardware in wearable computing

Personal and Ubiquitous Computing
An adaptive cryptographic engine for internet protocol security architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Tamper resistance: a cautionary note

WOEC'96 Proceedings of the 2nd conference on Proceedings of the Second USENIX Workshop on Electronic Commerce - Volume 2
Security in third Generation Mobile Networks

Computer Communications
Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Reconfigurable hardware for high-security/high-performance embedded systems: the SAFES perspective

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper stresses why configurable computing is a promising target to guarantee the hardware security of ambient systems. Many works have focused on configurable computing to demonstrate its efficiency but as far as we know none have addressed the security issue from system to circuit levels. This paper recalls main hardware attacks before focusing on issues to build secure systems on configurable computing. Two complementary views are presented to provide a guide for security and main issues to make them a reality are discussed. As the security at the system and architecture levels is enforced by agility significant aspects related to that point are presented and illustrated through the AES algorithm. The goal of this paper is to make designers aware of that configurable computing is not just hardware accelerators for security primitives as most studies have focused on but a real solution to provide high-security/high-performance for the whole system.