Path hashing to accelerate delay fault simulation

Authors:
Manfred Henftling;Hannes C. Wittmann;Kurt J. Antreich
Affiliations:
Institute of Electronic Design Automation, Department of Electrical Engineering, Technical University of Munich, 80290 Munich, Germany;Institute of Electronic Design Automation, Department of Electrical Engineering, Technical University of Munich, 80290 Munich, Germany;Institute of Electronic Design Automation, Department of Electrical Engineering, Technical University of Munich, 80290 Munich, Germany
Venue:
DAC '94 Proceedings of the 31st annual Design Automation Conference
Year:
1994

Parallel pattern fault simulation of path delay faults

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
SPADES: a simulator for path delay faults in sequential circuits

EURO-DAC '92 Proceedings of the conference on European design automation
An efficient non-enumerative method to estimate path delay fault coverage

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Robust and Nonrobust Path Delay Fault Simulation by Parallel Processing of Patterns

IEEE Transactions on Computers

Fast identification of robust dependent path delay faults

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Quality Determination for Gate Delay Fault Tests Considering Three-State Elements

Journal of Electronic Testing: Theory and Applications - Special issue on the IEEE European Test Workshop
Bit parallel test pattern generation for path delay faults

EDTC '95 Proceedings of the 1995 European conference on Design and Test

Hi-index	0.00