Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories

Authors:
Kuo-Liang Cheng;Ming-Fu Tsai;Cheng-Wen Wu
Affiliations:
Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 7

Automatic Generation of Diagnostic Memory Tests Based on Fault Decomposition and Output Tracing

IEEE Transactions on Computers
Fault models for embedded-DRAM macros

Proceedings of the 46th Annual Design Automation Conference
Address Sequences and Backgrounds with Different Hamming Distances for Multiple Run March Tests

International Journal of Applied Mathematics and Computer Science - Selected Problems of Computer Science and Control
March SR3C: A Test for a reduced model of all static simple three-cell coupling faults in random-access memories

Microelectronics Journal
Analysis of multibackground memory testing techniques

International Journal of Applied Mathematics and Computer Science - Computational Intelligence in Modern Control Systems
An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms

Proceedings of the 40th Annual International Symposium on Computer Architecture
Testing methodology of embedded DRAMs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.04

Visualization

Abstract

The authors present test algorithms for go/no-go and diagnostic test of memories, covering neighborhood pattern-sensitive faults (NPSFs). The proposed test algorithms are March based, which have linear time complexity and result in a simple built-in self-test (BIST) implementation. Although conventional March algorithms do not generate all neighborhood patterns to test the NPSFs, they can be modified by using multiple data backgrounds such that all neighborhood patterns can be generated. The proposed multibackground March algorithms have shorter test lengths than previously reported ones, and the diagnostic test algorithm guarantees 100% diagnostic resolution for NPSFs and conventional RAM faults. Based on the proposed algorithms, the authors also present a cost-effective BIST design. The BIST circuit is programmable, and it supports March algorithms, including the proposed multibackground one.