Testing SoC interconnects for signal integrity using extended JTAG architecture

Authors:
M. H. Tehranipour;N. Ahmed;M. Nourani
Affiliations:
Center for Integrated Circuits & Syst., Univ. of Texas, Richardson, TX, USA;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 6

SOC test architecture optimization for signal integrity faults on core-external interconnects

Proceedings of the 44th annual Design Automation Conference
MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs

Journal of Electronic Testing: Theory and Applications
SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects

ACM Transactions on Design Automation of Electronic Systems (TODAES)
An IEEE 1149.1-based BIST method for at-speed testing of inter-switch links in network on chip

Microelectronics Journal
BIST for network on chip communication infrastructure based on combination of extended IEEE 1149.1 and IEEE 1500 standards

Microelectronics Journal
A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC

Microelectronics Journal

Quantified Score

Hi-index	0.03

Visualization

Abstract

As technology shrinks and working frequency reaches the multigigahertz range, designing and testing interconnects are no longer trivial issues. In this paper, we propose an enhanced boundary-scan architecture to test high-speed interconnects for signal integrity. This architecture includes: 1) a modified driving cell that generates patterns according to multiple transitions fault model and 2) an observation cell that monitors signal integrity violations. To fully comply with the conventional Joint Test Action Group Standard, two new instructions are used to control cells and scan activities in the integrity test mode.