RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction

Authors:
Shang-Wei Tu;Yao-Wen Chang;Jing-Yang Jou
Affiliations:
-;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 7

Bus-encoding technique to reduce delay, power and simultaneous switching noise (SSN) in RLC interconnects

Proceedings of the 17th ACM Great Lakes symposium on VLSI
DS2IS: Dictionary-based segmented inversion scheme for low power dynamic bus design

Journal of Systems Architecture: the EUROMICRO Journal
A novel crosstalk quantitative approach for simultaneously reducing power, noise, and delay based on bus-invert encoding schemes

Proceedings of the 20th symposium on Great lakes symposium on VLSI
Analysis of the impacts of signal slew and skew on the behavior of coupled RLC interconnects for different switching patterns

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Efficient RC low-power bus encoding methods for crosstalk reduction

Integration, the VLSI Journal
Semi-random net reordering for reducing timing variations and improving signal integrity

Microelectronics Journal
Low complexity encoder for crosstalk reduction in RLC modeled interconnects

VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper shows that the worst case switching pattern that incurs the longest bus delay while considering the RLC effect is quite different from that while considering the RC effect alone. It implies that the existing encoding schemes based on the RC model may not improve or possibly worsen the delay when the inductance effects become dominant. A bus-invert method is also proposed to reduce the on-chip bus delay based on the RLC model. Simulation results show that the proposed encoding scheme significantly reduces the worst case coupling delay of the inductance-dominated buses