Analog Performance Space Exploration by Normal-Boundary Intersection and by Fourier–Motzkin Elimination

Authors:
G. Stehr;H. E. Graeb;K. J. Antreich
Affiliations:
Infineon Technol., Munich;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2007

Citing 0
Cited 9

A novel Alienor-based heuristic for the optimal design of analog circuits

Microelectronics Journal
A novel heuristic for multi-objective optimization of analog circuit performances

Analog Integrated Circuits and Signal Processing
Globally reliable variation-aware sizing of analog integrated circuits via response surfaces and structural homotopy

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Behavior-level yield enhancement approach for large-scaled analog circuits

Proceedings of the 47th Design Automation Conference
Computation of yield-optimized Pareto fronts for analog integrated circuit specifications

Proceedings of the Conference on Design, Automation and Test in Europe
Simulation-based analog and RF circuit synthesis using a modified evolutionary strategies algorithm

Integration, the VLSI Journal
A fast heuristic approach for parametric yield enhancement of analog designs

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world
Context-dependent transformation of Pareto-optimal performance fronts of operational amplifiers

Analog Integrated Circuits and Signal Processing
ITRS 2011 analog EDA challenges and approaches

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper presents two simulation-based methods for the calculation of the feasible performance values of analog integrated circuits. The first method computes the Pareto-optimal tradeoffs of competing performances at full simulator accuracy. Additionally, it identifies and evaluates the technological and structural constraints that prevent further performance improvement. The second method computes linear approximations to the feasible performance regions of circuits with a large number of performances. Both techniques allow a comparison of different circuit topologies with respect to their performance capabilities and contribute to hierarchical circuit sizing. The presented methods are validated by experimental results of Pareto-front computation and feasible performance region computation of operational amplifiers and hierarchical sizing of filters.