A multi-objective mapping strategy for application specific emesh network-on-chip (noc)

Authors:
Bixia Zhang;Huaxi Gu;Sulei Tian;Bin Li
Affiliations:
State Key Laboratory of ISN, Xidian University, Xi'an, China,Science and Technology on Information Transmission and Dissemination in Communication Networks Laboratory, China;State Key Laboratory of ISN, Xidian University, Xi'an, China,Science and Technology on Information Transmission and Dissemination in Communication Networks Laboratory, China;The 54th Institute of CETC, Shijiazhuang, China;The 54th Institute of CETC, Shijiazhuang, China
Venue:
ICSI'12 Proceedings of the Third international conference on Advances in Swarm Intelligence - Volume Part I
Year:
2012

Citing 12
Cited 0

Networks on Chips: A New SoC Paradigm

Computer
A Network on Chip Architecture and Design Methodology

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture

DSD '03 Proceedings of the Euromicro Symposium on Digital Systems Design
Bandwidth-Constrained Mapping of Cores onto NoC Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Key research problems in NoC design: a holistic perspective

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Energy-aware mapping for tile-based NoC architectures under performance constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Linear-programming-based techniques for synthesis of network-on-chip architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Multi-Objective Evolutionary Algorithm Based Optimization Model for Network-on-Chip Synthesis

ITNG '07 Proceedings of the International Conference on Information Technology
Throughput-oriented NoC topology generation and analysis for high performance SoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of network-on-chip architectures with a genetic algorithm-based technique

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Artificial bee colony based mapping for application specific network-on-chip design

ICSI'11 Proceedings of the Second international conference on Advances in swarm intelligence - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a new optimization model for mapping IP cores onto a new Network-on-Chip (NoC) topology, Emesh. Since competition for one port of the router in Emesh is violent, network competition is considered in our model, in addition to energy and communication cost. To solve this optimization model, the authors present a new application specific multi-objective mapping algorithm onto Emesh topology based on the idea of the crossover and mutation of genetic algorithm. The experimental results show that, compared to traditional heuristic genetic algorithm, the proposed algorithm has lower energy consumption, lower communication cost and less network competition.