Worst-case performance analysis of 2-D mesh NoCs using multi-path minimal routing

Authors:
Gaoming Du;Cunqiang Zhang;Zhonghai Lu;Alberto Saggio;Minglun Gao
Affiliations:
Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;KTH Royal Institute of Technology, Stockholm, Sweden;Sapienza University of Rome, Rome, Italy;Institute of VLSI Design, Hefei University of Technology, Hefei, China
Venue:
Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2012

Citing 14
Cited 0

Performance Guarantees in Communication Networks

Performance Guarantees in Communication Networks
A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip

Proceedings of the 43rd annual Design Automation Conference
Tight end-to-end per-flow delay bounds in FIFO multiplexing sink-tree networks

Performance Evaluation
System architecture evaluation using modular performance analysis: a case study

International Journal on Software Tools for Technology Transfer (STTT)
Multi-path Routing for Mesh/Torus-Based NoCs

ITNG '07 Proceedings of the International Conference on Information Technology
Analytical router modeling for networks-on-chip performance analysis

Proceedings of the conference on Design, automation and test in Europe
Research Challenges for On-Chip Interconnection Networks

IEEE Micro
TDM virtual-circuit configuration for network-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Network calculus: a theory of deterministic queuing systems for the internet

Network calculus: a theory of deterministic queuing systems for the internet
Analysis of worst-case delay bounds for on-chip packet-switching networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Flow regulation for on-chip communication

Proceedings of the Conference on Design, Automation and Test in Europe
A TDM slot allocation flow based on multipath routing in NoCs

Microprocessors & Microsystems
A calculus for network delay. I. Network elements in isolation

IEEE Transactions on Information Theory

Quantified Score

Hi-index	0.00

Visualization

Abstract

In Network-on-Chip (NoC), multi-path routing is often preferable than single-path routing since it can better balance workload and thus provide better performance. However, performance analysis with multi-path routing is much more difficult due to complicated contention scenarios. Based on network calculus, we study worst-case performance of deterministic multi-path minimal routing on 2-D mesh NoCs. We first present a per-flow delay bound analysis technique for multi-path routing, which extends the analysis for single-path routing but deals with traffic splitting. Then we define a contention matrix to capture network congestion status. Based on the contention matrix, we propose an effective non-uniform traffic splitting strategy to improve worst-case performance. Experiments with synthetic traffic flows and an industrial case show that our analysis can effectively explore the traffic splitting space, and verify the effectiveness of the non-uniform splitting policy.